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A  fully  integrated  charge-metering  system  was  proposed  to facilitate  voltage-mode  neural  stimulation.
Experiments  are  conducted  with  discrete  model,  platinum  electrodes  in  ringer  solution  and  extracted  Xenopus  sciatic  nerve.
The  system  operates  only on 1.8  V power  supply  achieving  a 5.2%  charge  delivery  error when  10 nC  is  required  to for stimulation.
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a  b  s  t  r  a  c  t
Electrical  neural  stimulation  is the technique  used  to modulate  neural  activity  by  inducing  an  instanta-
neous  charge  imbalance.  This  is  typically  achieved  by  injecting  a constant  current  and  controlling  the
stimulation  time.  However,  constant  voltage  stimulation  is found  to be more  energy-efﬁcient  although
it  is  challenging  to  control  the  amount  of  charge  delivered.  This  paper  presents  a novel,  fully  integrated
circuit  for  facilitating  charge-metering  in constant  voltage  stimulation.  It utilises  two  complementary
stimulation  paths.  Each  path includes  a small  capacitor,  a comparator  and  a counter.  They  form  a  mixed-
signal  integrator  that  integrates  the  stimulation  current  onto  the capacitor  while  monitoring  its  voltage
against  a threshold  using  the  comparator.  The  pulses  from  the  comparator  are used  to increment  the
counter  and  reset  the  capacitor.  Therefore,  by  knowing  the  value  of  the  capacitor,  threshold  voltage  and
output  of  the  counter,  the quantity  of  charge  delivered  can  be calculated.  The  system  has  been  fabricated
in  0.18  m CMOS  technology,  occupying  a total active  area  of 339  m ×  110  m. Experimental  results
were  taken  using:  (1)  a resistor–capacitor  EEI  model  and  (2)  platinum  electrodes  with  ringer  solution.
The  viability  of  this  method  in  recruiting  action  potentials  has  been  demonstrated  using  a  cuff electrode
with  Xenopus  sciatic  nerve.  For  a 10 nC  target  charge  delivery,  the results  of (2) show  a charge  delivery
error  of 3.4%  and  a typical  residual  charge  of  77.19  pC  without  passive  charge  recycling.  The  total  power
consumption  is  45  W. The  performance  is comparable  with  other  publications.  Therefore,  the proposed
stimulation  method  can  be used  as a new  approach  for neural  stimulation.. Introduction
Electrical neural stimulation (ENS) provides a means of effec-
ively interfacing to sensory and cognitive pathways within the
uman nervous system, in particular for neuro-rehabilitation appli-
ations. This technique has already demonstrated a signiﬁcant
mpact in neuroprosthetics by improving the quality of life in indi-
iduals with neural damage or dysfunction. To date over 219,000
eople with profound hearing impairment have and are bene-
ting from cochlear implants (NID, 2011), and a further 80,000
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with cognitive disorders (such as Parkinson’s and dystonia) ben-
eﬁting from deep brain stimulation therapy (de Paor and Lowery,
2009). Fundamentally, ENS is based on injecting charge extra-
cellularly to the proximity of the target neuron to evoke action
potentials (AP) as a means of modulating neural activity. The charge
is delivered through electrodes positioned in close proximity to
the target site (neuron somas or neural tissue) using one of three
methods: current-mode stimulation (CMS) (Constandinou et al.,
2008), voltage-mode stimulation (VMS) and charge-mode stimu-
lation (ChgMS) (Ghovanloo, 2006). In CMS, the charge is delivered
by a constant current source with its quantity easily controlled by
the stimulation duration, but a voltage headroom must be main-
tained to ensure the output transistor is in saturation. Therefore
it has the lowest power efﬁciency among the three (Simpson and
Open access under CC BY license.Ghovanloo, 2007; Liu et al., 2012). However, work has been done
to reduce this voltage headroom using a dynamic power supply.
At least 53% of power can be saved (Kelly, 2011; Williams and
Constandinou, 2012). In VMS, a constant voltage source is used,
40 S.  Luan, T.G. Constandinou / Journal of Neuroscience Methods 224 (2014) 39– 47
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cig. 1. Typical current mode stimulation waveform with a zero net charge, i.e. the
athodic and anodic shaded areas should be equal (and opposite).
liminating the voltage headroom constraint. But it cannot control
he amount of charge delivered. As a trade-off between the two,
hgMS uses a capacitor to set the charge quantity and does not need
 voltage headroom. However, the capacitor typically required is
arge and has to be implemented off-chip. More comparison of the
hree methods can be found in the work of Simpson and Ghovanloo
2007) and Liu et al. (2012). Irrespective of which method is used,
he charge delivered must be recycled (balanced) such that the
esidual charge is below a safety limit. Otherwise, the residual
harge will form a DC potential across the electrode–electrolyte
nterface (EEI) that is large enough for Faradaic reactions (Weiland
t al., 2003) that lead to electrode degradation and tissue damage.
ypically, this is achieved by using a charge-balanced stimulation
aveform, where a cathodic phase ﬁrstly delivers the stimulus
hile an anodic phase balances the charge. Fig. 1 shows a typical
aveform in CMS  (Simpson and Ghovanloo, 2007; Constandinou
t al., 2008). In practice it is challenging to achieve a perfectly bal-
nced biphasic charge proﬁle due to circuit non-idealities such as
ismatch and non-linearities. To date, most work has concentrated
n achieving good charge-balancing for CMS  (Sit and Sarpeshkar,
007; Ortmanns et al., 2007) but limited progress for VMS. One
pproach for VMS, uses a sense resistor to monitor the stimulation
urrent and track the charge so as to control the balance pulse (Fang
t al., 2007, 2008).
This  study develops a novel technique for charge-metered
MS that achieves good charge balancing using two small capac-
tors. This technique has been adopted from an application in
uclear science for charge monitoring (Mazza et al., 2005). It has
ore recently been applied in a mixed signal integrator design
Bryant et al., 2012). Following the preliminary work (Luan and
onstandinou, 2012), this paper presents the manufactured fully
ntegrated system as a proof of concept. The methodology and
ystem architecture will be detailed in the following sections and
valuation has been performed using resistor–capacitor (RC) EEI
odel, buffered saline solution and ex vivo Xenopus sciatic nerve.
ig. 2. System architecture of the proposed charge-metering system. (RS represents the
apacitance. Vref for the two comparators are the same.)Fig. 3. Typical electrical model for the electrode–electrolyte interface used in the
ENS design.
2. Materials and methods
The  system architecture is shown in Fig. 2. It can be divided into
two sub-systems: an analogue front-end for the charge sensing, and
a digital back-end for the charge measuring and system control. RS
and Ce form a simpliﬁed electrical model of EEI and will be detailed
in Section 2.1. The required charge quantity is set by the controller
which sequences the switches to deliver the stimulation current
via two paths formed by Cunit1 and Cunit2 alternatively. The two
comparators and counter will track the number of times that these
paths are taken, hence the total amount of charge injected/recycled.
The method will be explained in detail in Sections 2.2 and 2.3.
Its integrated circuit implementation and evaluation setup up are
described in Sections 2.4 and 2.5, respectively.
2.1.  Electrode–electrolyte interface
EEI is formed on the surface where an electrode contacts elec-
trolyte. The electrode can be made of any electrical conductive
material. Electrical properties of EEI are complex, time-variant and
non-linear. A lot of studies have been done in electrochemistry aim-
ing to understand and model (Bard and Faulkner, 2001; Cantrell
et al., 2008; Franks et al., 2005; Woods et al., 2011). Typical equiv-
alent circuit models of EEI for ENS system design include only
three components as shown in Fig. 3 (Sooksood et al., 2010; Chun
et al., 2010; Sit and Sarpeshkar, 2007). They represent the paths
for charge transfer (Cogan, 2008). ZCPA is a constant phase angle
component representing capacitive charge transfer via the inter-
face capacitance with inhomogeneous surface. Rct represents the
Faradaic charge transfer and RS the electrolyte spreading resistance.
In this paper, three assumptions are made to simplify the EEI
model. Firstly, the counter electrode has a large surface area com-
paring to the working electrode. It can be guaranteed through
selection (or design) of the electrodes. Therefore, ZCPA of the counter
electrode can be ignored. Secondly, no Faradaic reactions happen
during normal operation. This is true as Faradaic operation must be
avoid for any stimulator as described in Section 1. Therefore, Rct of
both electrodes can be ignored. Thirdly, the surface of the interface
 tissue spreading resistance and Cdl the electrode–electrolyte-tissue double layer
f Neuroscience Methods 224 (2014) 39– 47 41
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apacitance is homogeneous. This simpliﬁes ZCPA to a pure capaci-
or (Ce) (Sooksood et al., 2010; Sit and Sarpeshkar, 2007; Fang et al.,
007, 2008; Ghovanloo, 2006). The ﬁnal model is shown in Fig. 2.
.2. Method of charge-metering
The  essence of charge-metering is integration of the current
ver the stimulation/recycling period. One straight forward method
ould be using a capacitor. To measure 10 nC charge is the same as
easuring 10 V across the two plates of a 1 nC capacitor. However,
ntegrating 1 nF on-chip is generally unfeasible due to area require-
ents. Therefore, a small value capacitor must be used. A simple
nalogy is measuring a large quantity of water using only a small
easuring cup. The method presented here measures a small quan-
ity of charge each time with a small measuring capacitor and using
 digital counter to record the number of the total measurements
ade. A similar architecture is used to measure the current in the
requency domain (Ahmadi and Jullien, 2009). The circuit operates
s follows. In Path 1 (Fig. 2), Cunit1 is charged until the comparator
ells the controller to start discharging it. The maximum amount of
harge can be stored before discharging is Cunit1 × Vref. This amount
ill hereon be referred to as the unit charge. This charge and dis-
harge sequence is repeated continuously under the control of the
ontroller. It should be noted that Path 1 will be broken during the
ischarge of Cunit1 to prevent the stimulation current bypassing
unit1. However, the break is undesirable as its physiological effect
s unknown. Therefore, the circuit is replicated such that a second
urrent path (Path 2) operates in a complementary fashion such as
o maintain a continuous current ﬂow.
If Vref = 1 V, the unit charge quantitatively equals to the value of
unit1 and Cunit2. From hereon, these two capacitors will be referred
s the unit capacitors (Cunit). Each unit charge delivered to the elec-
rode is counted and thus the total charge (Qtotal) delivered can be
etermined by:
total =
N∑
1
Cunit × Vref (1)
here N is the output of the counter.
The system comprises of 6 switches: SW1 enables both paths;
W2 and SW3 determine the polarity of the stimulus and are used
o short the electrodes; SW4 and SW5 are used to discharge the unit
apacitors; SW6 steers the stimulation current between Path 1 and
ath 2.
.3.  Stimulus generation
The  system generates a biphasic stimulus (e.g. as Fig. 1) using
ve phases as described below. The detailed current path and
witch positions are shown in Fig. 4.
Phase 1 – Initial/shorting phase. The system is reset and the Cunit
re discharged. The stimulation path is broken and the electrodes
re shorted. SW6 can be at either T1 or T2. This phase can also used
or shorting after a stimulation cycle to further reduce the residual
harge.
Phase 2 – Cathodic phase. The stimulation path is established
nd current is integrated on Cunit. The charge is delivered by con-
inuously alternating between Path 1 and Path 2 as described in
ection 2.2. During this phase, the counter counts upwards till the
arget value is reached.
Phase  3 – Inter-phasic delay. A short delay is introduced between
he cathodic and the anodic phases to avoid blocking the propaga-
ion of the induced AP (Constandinou et al., 2008). The stimulation
ath is broken and the switches are set as for the anodic phase.
Phase  4 – Anodic phase. The charge delivered previously is
ecycled in this phase. The operation is similar to that of cathodicFig. 4. Positions of the 6 switches during different phases of stimulus generation.
phase, with SW2, SW3 and SW6 inverted and the counter down
counting until reaching zero. Note that the position of T1 and T2
determines polarity of the stimulation.At the end of the anodic phase, the system will cycle back to
the initial/shorting phase to further reduce the residual charge and
wait for the new stimulation cycle to start.
4 of Neuroscience Methods 224 (2014) 39– 47
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comprises of 10 ﬂip-ﬂops with supporting combinational logic.
Fig. 6 shows the least signiﬁcant 3-bits. The counter operates
synchronously and counts upwards when Direction is HIGH and
downwards when LOW. Calculated from the speciﬁcations of the2 S.  Luan, T.G. Constandinou / Journal 
The stimulus parameters can be programmed as follows: the
uantity of charge needs to be delivered is set by the controller;
he stimulation duration is coarsely tuned by Vstim; the inter-phasic
elay is deﬁned externally via a RC delay network.
.4. Circuitry
The circuit has been implemented in Austriamicrosystems
.18  m 1P4M CMOS technology. This section details speciﬁc
esign aspects of the circuit implementation.
.4.1. Switch design
All  the switches are implemented using transmission gates
ith equal device sizes (W/L = 10 m/0.18 m)  for both NMOS and
MOS. The width are designed same so as to mitigate the charge
njection effect during switching. The calculated turn-on resistance
s between 80  and 330  with associated gate capacitance of
8 fF. Parametric simulation conﬁrm that the drop-out voltage on
he switch does not change signiﬁcantly by further increasing their
idth for the required stimulation current. Each single pole, double
hrow (SPDT) switch (SW2,3,6) is implemented using two  transmis-
ion gates. Switch charge injection is not expected as a challenge
ecause: (1) transmission gates signiﬁcantly reduce any switch-
elated charge injection; (2) the symmetry between switches in
ath 1 and Path 2 ensures any injected charge is recycled.
.4.2. Unit capacitor selection and comparison threshold (Vref)
The value of Cunit and Vref are crucial design parameters. They
ot only deﬁne the measurement resolution (Vref × Cunit) but also
et the scale and power requirements of the system.
For a ﬁxed Vref, a smaller Cunit is preferable for a ﬁner reso-
ution and reduced area. However, this is at the expense of an
xtended counter range (for a ﬁxed target charge quantity). In addi-
ion, this requires the counter to operate at a higher frequency
s Cunit is charged and discharged faster. Moreover, the smaller
he capacitor is the greater the mismatch effect. Therefore, there
s a power/area/resolution/mismatch trade-off. To allow multiple
timulation channels on a single chip, both the power consump-
ion and silicon area should me  minimised. Initially, Cunit = 1 pF
as been tested as this has two desirable effects, increasing the
timulation resolution and also reducing the silicon area. However,
his also increases the operating frequency (Eq. (2)) to 100 MHz,
hich is comparable to the delay of the continuous time com-
arator designed (Section 2.4.3). Therefore, a Cunit = 10 pF has been
elected (using 10× 1 pF capacitors) to relax timing constrains and
rovide a charge resolution of 10 pC. With a 10-bit counter, a maxi-
um charge of 10.24 nC can be delivered, meeting the requirement
or intra-cortical stimulation for human vision prosthetics (Cogan,
008) and intraspinal microstimulation (Zimmermann et al., 2011).
or other applications, for example, retinal stimulation using an
rOx electrode requiring a stimulus of 800 nC (800–200 A within
–4 ms)  (Kelly, 2011), the counter needs to extend its range. The
ime constant for charging Cunit is:
 ≈ Rs × (C−1dl + C−1unit)
−1
(2)
here Cdl is in the order of 10–100 nF and Rs the order of 10 s of k.
herefore the overall capacitance is determined by Cunit. This sets
he time constant  to be approximately 100 ns and the operating
requency of the digital controller to be approximately 10 MHz.
On the other hand, Vref also affects the resolution. It, however,
lso sets the common mode of the comparator and it is preferable
o set this to around half the supply voltage (0.9 V). To simplify the
esign, Vref is set to 1 V so that the stimulation resolution is numeri-
ally equal to Cunit. However, because of the control loop delay, Vref
s actually smaller than 1 V (see Section 3.1.1) and is determinedFig. 5. Schematic of the comparator using a regenerative load.
via simulation so that the Cunit will be discharged when its voltage
reaches 1 V.
2.4.3. Comparator
A  continuous time comparator is designed (Fig. 5). A regener-
ative load is used to increase the gain. The strength of positive
feedback formed by M5  and M6 is given by  ˛ = (W/L)5/(W/L)6 = 1.
This means the comparator works as a latch. Since the load of the
comparator is an OR gate whose input capacitance is ≈2 fF, the
delay is limited mainly by the parasitic capacitance observed at
the drains of M1  and M2.  In order to minimise this parasitic capac-
itance and thus reduce power consumption, (W/L)1−6=1 m/1  m,
(W/L)7,10 = 0.4 m/1  m.  This is at the cost of introducing larger
input offset voltage. However, this offset voltage can be compen-
sated by tuning the threshold voltage Vref. The bias current is set to
6 A (determined through simulation) such that the delay is around
10 ns. This delay cannot be improved much further without sig-
niﬁcantly increasing the power consumption. Although the output
swing of the comparator is limited by the headroom of the output
transistors, a full swing can be achieved at the output of the OR gate
following.
2.4.4. Controller and counter
The  controller is implemented using a Finite State Machine
(FSM) coded in Verilog Hardware Description Language to achieve
the operating sequence described in Section 2.3. A 10-bit up/down
binary counter is used to record the charge delivered. The circuitFig. 6. Schematic of the bi-directional counter (3-bits shown).
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Table  1
Evaluation matrix for each type of test.
Test name Simulation RC model Saline tank Ex vivo a
Charge metering
√ √ √
Charge balancing
√ √ √
Process variation and mismatch
√ √ √
Nerve stimulation
√ √
a Only one chip is tested.
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ﬁig. 7. Chip microphotograph showing the core circuit fabricated in Austriamicrosys-
ems  0.18 m 1P4M CMOS technology.
tandard cells provided by the foundry, the counter consumes
etween 360 nW and 840 nW (varies with load and input transi-
ion time) at 10 MHz  with a stimulation period of 1 ms and an duty
ycle of 20 %. This is negligible compared to that of the comparator.
.5. Evaluation methods
The  system has been tested using 4 different methods to evalu-
te its performance on charge-metering, charge-balancing, process
ariation and mismatch, and its physiological effect. The evaluation
atrix is shown in Table 1.
The circuit is simulated using Cadence IC 5.1.41ISR2 with
oundry-supplied PSP (Penn State-Philips) models. Cdl and Rs of the
EI model are set to 100 nF and 10 k, respectively, based on val-
es modelled for a platinum electrode with a diameter of 430 m
Chun et al., 2010).
The  fabricated circuit (core) is shown in Fig. 7. Cunit are imple-
ented using 10× 1 pF Metal-Insulator-Metal Capacitors (CMIM),
ach with a dimension of 22.2 m × 22.2 m.  The capacitor arrays
re interleaved. One important point to note is that in the fab-
icated design, the target charge is hard-wired to 10 nC with the
nter-phasic delay and stimulation voltage controlled externally.
Test  conﬁguration with RC EEI model is shown in Fig. 8.(a).
he measurements were taken from 7 randomly selected chips
within the same wafer/batch). Vref is 920 mV,  which is the same
s in the simulations. To calculate how much charge is delivered,
 8.2  resistor (R0) is connected in series between Vstim and the
hip. A differential probe (Lecroy AP034) is used so as to minimise
he offset between the two channels of the oscilloscope (LeCroy
aveSurfer 434). This conﬁguration is aiming to minimise the para-
itic capacitance on the EEI model. Additional parasitic capacitance
f PCB tracks has been removed by soldering the EEI model directly
nto the pins of the chip. Therefore, the charge can be obtained
y integrating the voltage across R0 over time and divided by 8.2.
o monitor the stimulation current more clearly, the probes are
laced across the resistor (10 k) in the EEI model as shown in
ig. 8(b) providing an increased signal-to-noise ratio. However,
his introduces the capacitance of the probes to the stimulation
ath. Therefore, this conﬁguration is not used to measure the
harge. The current waveform is then veriﬁed using NEURON® with
odgkin-Huxley model. The response is compared with a normal
harge-balanced current stimulus.In saline tank tests, two end exposed platinum wire electrodes
re used. The working electrode has a diameter of 200 m while the
ounter electrode has a diameter of 1 mm.  This forms a bipolar con-
guration which is different from usual settings where a commonFig. 8. (a) Test setup for charge-metering with lumped elements; (b) test setup for
measure stimulation current with lumped elements; (c) saline tank test setup; and
(d) in vitro setup with extracted Xenopus sciatic nerve.
return path is used. Fig. 8 (c) shows the conﬁguration for saline tank
test. The tank is shielded from interferences. Other setups are the
same as the measurement using lumped elements except Vstim is
1 V as the impedance of the electrodes is lower than the RC model.
The ex vivo experiment was conducted using Xenopus sciatic
nerve within 6 h of its extraction. The setup is shown in Fig. 8
(d). The stimulation and recording electrodes are both cuff elec-
trode (1 mm diameter) provided by IMTEK, University of Freiburg.
The effective cathode area is 0.01 cm2. The extracted nerve was
bathed in normal ringer solution within a tank which is enclosed
by a Faraday cage which is connected to the ground. The recor-
ding ampliﬁer has been realised using off-the-shelf components
and conﬁgured to have a total gain of 2000 with output bandwidth
from 500 to 2000 Hz. It also provides an unﬁltered output to con-
ﬁrm the genuine nerve response. As a reference point, a standard
current stimulator with an amplitude of 500 A is used.
2.6.  Effects of interference, noise and drift
Other factors such as interference/drift/noise will also affect the
charge measurement. The interference may  cause a sudden volt-
age change on the electrode which provides an extra path for the
charge. Depending on whether the magnitude of the voltage inter-
ference is higher or lower than the solution voltage, the comparator
will either ﬂip more frequently or less frequently. This means the
charge is not accurately measured. Therefore, in the tests presented
in Section 2.5, the tank has been shielded.
Unlike in neural recording, noise is not a concern for ENS. But this
will affect the resolution of charge measurement because the input
of the comparator is connected to the electrode. According to Liu
et al. (2008), the noise power spectra density at 10 kHz is ∼15nV for
a platinum wire with exposed area of  × 382m2. This can be used
as an worst case estimation for the noise ﬂoor of the current system
because the cathode area of the cuff electrode used is 10,000 m2
which means a lower noise ﬂoor (Lempka et al., 2011). Thus, the
worst case noise for an operational bandwidth from 0 to 10 MHz
is about 47 V RMS  corresponding to 0.47 fC RMS  error with each
10 pC charge packet delivered which is negligible.
The  drift of the electrode with respect to ground of the circuit
can cause similar problem as the sudden interference. However,
drift occurs at a larger time scale (seconds) than each stimulation
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Table  2
Simulated delivered and residual charges for different target charge stimulus. Vref = 920 mV.
Target charge (nC) 10 9 8 7 6 5 4 3 2 1 0.01
Delivered  charge (nC) 10.04 9.072 8.067 7.061 6.054 5.047 4.039 3.031 2.021 1.011 0.0104
Residual  charge (pC) −70.33 −56.91 −45.32 −34.25 −25.05 −17.25 −10.887 −5.94 −2.4 −0.3057 0.3011
Delivery  difference (nC) 0.04 0.072 0.067 0.061 0.054 0.047 0.039 0.031 0.021 0.11 0.0004
Delivery  error (%) 0.40 0.80 0.84 0.87 0.90 0.94 0.97 1.03 1.05 1.10 4
Fig. 9. Simulation results shows the overshoot of the voltage on the measuring
c
V
p
(
t
3
3
3
u
F
r
1
d
t
c
(
c
V
c
o
t
a
q
ﬁ
(
(
Q
W
Qapacitor  due to control loop delay and offset of the comparator. The dashed line is
ref while the circle part shows extra charge injected at the end of the stimulation
hase.
milliseconds), and therefore the electrode potentials are reset to
he circuit ground during each shorting phase.
. Results and discussion
.1.  Charge metering and balancing
.1.1. Simulation
Simulation results are shown in Table 2. The delivered and resid-
al charges are calculated by integrating the stimulation current.
or 10 nC target charge, which is the hard-wired setting for the fab-
icated chip, the delivered and residual charge is calculated to be
0.04 nC and −70.33 pC, respectively. Note the differences in charge
elivery increase with the target charge quantities but reduce for
he 10 nC run. This is caused by both the control loop delay and the
harge accumulated on Cdl in the EEI model as explained below.
Because  the digital circuits are clocked by the comparator output
comparison of the VCunit and Vref), it is essentially an asynchronous
ircuit and is therefore sensitive to timing. During the time from
Cunit = Vref to the time the current path is steered away, extra
harge is injected, as shown in Fig. 9. This also happens at the end
f each phase (the circled portion in Fig. 9). This delay is caused by
he offset of the comparator and the inherent delay in the system
nd introduces two errors.
The  ﬁrst is the difference between the target and the actual
uantities of charge delivered. In detail, unit charge comprises of a
xed part set by Vref and a variable part set by the control loop delay
t) and stimulation current (Istim) as well as the system offset
Fig. 10). The ﬁxed part is given byUnit Charge ﬁxed = Vref × Cunit (3)
hile the variable part is given by
Unit Charge variable = (Istim × t) + (Voffset × Cunit) (4)
Fig. 11. Monte-Carlo analysis for: (a) charFig. 10. Charging error showing the unit charge is comprised of two components.
The  variable portion is decreasing due to the reason stated in Section 3.1.1.
Here t and Voffset are ﬁxed as they depend on the circuit design.
However,
Istim =
(Vstim − VCe )
RS
(5)
where VCe is the voltage on Cdl. Therefore, with VCe increases as
the stimulation carries on and Vstim ﬁxed, QUnit Charge decreases as
shown in Fig. 10. Here, an error ı is deﬁned:
ı = QUnit Charge − QUnit Charge target (6)
Here, QUnit Charge target = 10 pC as designed. The accumulation of ı
introduces the charge delivery difference.
The second error is in the residual charge. This is a result of
mismatch of the charge delivery difference between the stimula-
tion and the recycling phases. As identiﬁed in the above, the charge
delivery difference depends on the initial value of VCe . Since the
initial values are different for the stimulation and recycle phases,
the charge is not perfectly recycled.
For a positive ı at the beginning of the stimulation and a negative
ı at the end, the charge delivery difference will ﬁrst increase and
then decrease as observed in the simulation (delivery difference
in Table 2). To reduce the errors, the ideal solution is to design
an adaptive system that can compensate any control loop delay
rising from either tissue impedance changes or VCe changes. Such a
system would give a ı close to (but not equal to) zero. The predictive
comparator (MeVay and Sarpeshkar, 2003) may  be used for such a
task. A simpler solution is to calibrate Vref before stimulation.
ge delivered and (b) residual charge.
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Fig. 12. Measured results of 7 chips with RC EEI model and Vref = 920 mV,
VStimulation = 1.8 V for (a) the charge delivered; (b) the residue charge after active
charge  recycle. 100 measurements have been taken for each chip. The target charge
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Fig. 13. Measured results of 7 chips in the saline tank with platinum electrodes with
Vref = 920 mV,  VStimulation = 1 V for (a) the charge delivered; (b) the residue charge afters 10 nC. The box shows the interquartile range; with whiskers showing the mini-
um and maximum; and centre line showing the medium and centre square is the
verage.
Monte-Carlo simulation was done for 10 nC target charge.
he results for delivered and residual charge are shown Fig. 11.
lthough this shows small variation, in practice, it is not the case
s will be shown.
.1.2.  Lumped element RC model test
The results are post processed to removed the DC offset from the
robe and shown in Fig. 12. The average charge delivered for the
hole test is 10.96 nC which is higher than the simulation, which
an be explained from three aspects.
Firstly, the absolute value of Cunit has a 10% error. Secondly, par-
sitic capacitance is added by the ESD protection and chip package.
hirdly, the overshoot error ı is different from the simulation. The
rst two factors are process limited while the third one can be tuned
s the value of the RC EEI model are externally controlled. Consid-
ring only these two factors, the actual Cunit is between 10.06 pF
nd 12.45 pF with a typical value of 11.3 pF. This means an error
f ±10%. Therefore, any result between 10.06 pF and 12.45 pF are
alid. Since this error is process limited, it cannot be improved
nless the capacitor can be build more accurately on chip or ı is
uned to compensate after fabrication. The latter one can be done by
hanging Vref or Vstim. In case the mean charge delivered is tuned to
0 nC, the maximum spreading of the charge delivered is 328.6 pC,
orresponding to an delivery error of 3 % which cannot be further
educed after fabrication.
The  measured residue charge shows a mean value below 100 pC
ut a larger spreading than the simulation. For 1 ms  stimulationactive  recycle. 100 measurements have been taken for each chip. The target charge
is 10 nC. The box shows the interquartile range; with whiskers shows the minimum
and  maximum; and centre line showing the median and centre square is the average.
period, this translate to a mean DC error of 52.54 nA and maxi-
mum 290 nA using only active charge recycling. This is not safe
for neural stimulation without further passive shorting phase. For
example, the safety limit for a commercial cochlear implant is 25 nA
(Sit and Sarpeshkar, 2007). However, the result is comparable to the
published active recycling systems without including their passive
shorting phase as shown in Table 3. To reduce the DC error, the
electrodes need to be shorted. The required shorting time depends
on the impedance of the EEI. In this test, the time constant is
short =10 k×100 nF = 1 ms.  The shorting time required in this test
for reaching a DC error is 25 nA is 0.77 short (maximum 4.27 short).
Another method to reduce the DC error in chronic application is to
apply background calibration so that the residue charge has a zero
mean value and remains within a safe range during stimulation
(Sooksood et al., 2010).
3.1.3.  Saline tank test
The  results for the saline tank test is shown in Fig. 13. For charge
delivery, the mean value is lower than the results using RC EEI
model because Vstim is 1 V instead of 1.8 V. But, it presents the sim-
ilar charge delivery error of 3.4% to that of using RC EEI model. The
residue charge also gives similar results which has an mean DC cur-
rent error of 77.19 nA and maximum 311 nA. This corresponds to a
shorting phase of 1.14 short (maximum 4.58 short).With conﬁguration in Fig. 8(b), the stimulation current is mea-
sured as shown in Fig. 14(d). Note that the envelop of the current
seems to be constant. However, this “constant” envelope is made
of very small ripples (Fig. 14(e)) that follows the proﬁle of constant
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Table  3
Performance comparison with existing work assuming 1 ms  stimulation period.
This worka Sit and Sarpeshkar (2007) Ortmanns et al. (2007) Fang et al. (2008)b
DC current error (nA) 77.19 (Max 311) 120 Not state, ∝Cdl 160
Stimulation mode Voltage Current Current Voltage
Full-scale stimulus – 10 mA  1 mA –
Charge delivery error 5.2% – – 0.5%
Voltage rails (V) 1.8 +6, −9 3.3, 22.5 1.8/3.3
Power 45 W 47 W 198 W 50 W
Technology 0.18 m 0.7 mHV  0.35 mHV  0.18 m
Areac 0.037 mm2 1.44 mm2 0.15 mm2 –
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(a Saline tank test..
b Simulated value..
c Core area of single channel only..
oltage stimulation. The ripples are caused by switching between
he two stimulation paths. A similar current proﬁle can be found
n Kelly (2011). Nevertheless, the neuron can still be stimulated as
onﬁrmed by both NEURON® and ex vivo setup. The reason is that
he ripple has a much more smaller time constant (90 ns) than that
equired for sodium channel activation (100-200 s) Koch (2004).
.2. Ex vivo test
The  aim of the ex vivo test is to demonstrate that the nerve
an be successfully stimulated as predicted. A comparison between
his work and a direct current stimulator with 500 A amplitude,
00 s pulse width and zero inter-phasic delay is shown in Fig. 15.
he charge injected by the current stimulation is 250 nC giving
 charge density of 9.88 C/cm2. The proposed system delivered
0 nC charge resulting a charge density of 0.4 C. Although the two
timulation differs by 25 times, their charge density are in the range
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ig. 14. (a and b) Single ended voltage on the two terminals of EEI model (c) dif-
erential  voltage across the EEI model (derived from (a) and (b)); (d) stimulation
urrent  derived from the differential voltage across the resistor in the EEI model;
e) detail of (d).for recruiting mainly the fast nerve ﬁbres, A  ˛ and A  ˇ according to
the experiments by Woods (2011). The conduction velocity of A˛
and A  ˇ is between 14 and 38 m/s  (Khayutin et al., 1991). There-
fore, for 5 cm distance, the compound action potential composed of
potentials from A  ˛ and A  ˇ should be observed within 1.32∼3.57 ms
after stimulation. This is illustrated in Fig. 15. The large stimula-
tion artefact here is a result of direct voltage stimulation. Therefore,
the system is able to induce action potentials as predicted by the
NEURON® package.
3.3.  Temporal control
Temporal  control of the stimulus is an important aspect of ENS
as it affects the neural stimulation efﬁcacy (Macherey et al., 2006;
Cogan et al., 2006). In the presented system, the ability of tempo-
ral control is limited and empirical as the user has to change the
stimulation voltage and check if the stimulation time meets the
requirement. For example, in the saline tank test (Section 3.1.3),
Vstim = 1V is used to prolong the stimulation time.
The  temporal resolution can be described as
Temporal resolution = Vref × Cunit × Z(t)
Vstim
(7)
where Z(t) is the time-varying impedance of the EEI interface.
As a result, the temporal resolution improves with smaller Vref,
Cunit and Z(t). However, Vref and Cunit are limited by the common
mode voltage of the comparator and process variation, respectively
(Section 2.4.2). Z(t) complexes equation by making it time depen-
dant. More accurate temporal control would be possible if charge
were delivered discretely within a predeﬁned period larger than
Vstim/Z(t) so that it becomes time-independent. Nevertheless, the
present system can deliver asymmetric waveform by setting dif-
ferent stimulation voltage for charge/discharge phase.
3.4.  Power efﬁciencyThe  power consumption of a stimulator can be split into three
portions. The ﬁrst is the power consumed by the circuitry delivering
the charge and controling the system, Psys. The second is the power
Fig. 15. Comparison of response between this work with Vstim = 1.8 V and an con-
ventional  direct current stimulator using 500 A with 500 s pulse-width and zero
inter-phasic delay.
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onsumed on the driver path (i.e. switches), Pdriver. The third part
s the power consumed at the electrode, Pelectrode, i.e. the stimulus.
herefore, the efﬁciency is deﬁned as
 = Pelectrode
(Psys + Pdriver)
(8)
here Psys is the power measured from the system power supply
hich was 45 W (averaged over the stimulation cycle, 220.5 s).
driver is calculated by averaging the integrated product of the cur-
ent across the EEI model and the maximum voltage level recorded
t the stimulation terminal over one stimulation cycle (the voltage
cross the EEI and Cunit). The result is 177.5 W.  Similarly, Pelectrode
s calculated by averaging the integrated product of the voltage
nd current across the EEI model over one stimulation cycle. The
esult is 94.23 W.  Therefore the power efﬁciency () is 42.35%
hen delivering a 10 nC biphasic pulse. If Pdriver includes the power
onsumed on the switches in the stimulation path. The result is
6.4%. This is the result of connecting a capacitor in the stimulation
ath for charge-metering. Although the efﬁciency is lower that the
ethod proposed in Fang et al. (2007, 2008), no additional op-amp
s required here for integration. Also note that the efﬁciency here is
alculated based on the power consumption of the whole system
hile Fang et al. (2007, 2008) and Simpson and Ghovanloo (2007)
nly consider the efﬁciency on the electrode which is the ratio of
he voltage across the electrode to the stimulation voltage.
.  Conclusions
This paper has presented a novel method for charge-balanced
MS using charge-metering with the ﬁrst reported experimental
esults. The system architecture and circuit implementation have
een presented with the key design considerations. The concept
nd system viability has been demonstrated through measured
xperimental results using the discrete RC EEI model, and platinum
lectrodes within ringer solution as well as ex vivo. The results show
 charge delivery error of 3.4% with a typical DC current error of
7.19 nA for 1 ms  stimulation period. The total power consumption
s 45 W.  The core area is 110 m × 339 m in a 0.18 m CMOS
echnology. The circuit performance is compared to the state-of-
he-art charge balancing and charge metering systems in Table 3.
Future work will be concentrated on reducing the process
imited error by introducing on-chip calibration. Another area for
mprovement is to reduce the static power consumption (currently
s about 60% of the total power consumption). In addition, it is also
seful to extend the common mode input range of the comparator
o as to extend the tuning range of Vref.
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